Can gears that engage only so good make the machine run?



Øyvind Teig, Trondheim, Norway Fringe presentation at COPA 2025 April 21-24 (https://ieee-copa.org/)

27Mar2025 1/26

Abstract

- reads from a MEMS microphone and writes to a headset DAC
- vary some in time
- ns tick resolution (100 MHz)
- frame rate of 16,000 Hz
- The table contains 128 elements; two edges per pulse * 32 bits * two channels,
- headset chip
- A processor from XMOS (UK) is used for this

• This conference «fringe» presentation explains an implementation which • To avoid using an external PLL chip, clock output pulses rather unusually

• The timing of these «staccato» pulses is taken from a software table with 10

• The pattern thus generated repeats exactly every 62.5 µs, giving a stereo

each representing the number of ticks to the next clock signal edge output • The presentation shows that this controlled unevenness correctly picks up the data bits from the microphone chip or delivers the data bits to the

Are the ??? ok?



- Mic-in & headset-out (monitor) clock edges @2.048 MHz max
- Precise average per 16 kHz frame But table driven skewed timing of «staccato»
- clock pulses ???
- Coded in (somewhat) obsoleted XC New paradigm from XMOS is C plus lib_xcore



Application

- Application listens for recorded «alarm» sounds
- Alarms hearing deficient people
- Fully implemented since I retired
- Industrialisation of the product not yet conceived
- Could Apple iOS AI-based «Sound recognition» possibly do the same?





https://www.teigfam.net/oyvind/home/my-beep-brrr-pages/





128 edges * 16000 = 2.048 MHz

6250 ticks to deliver 128 edges =

Decimal ticks! Needing extern PLL?



6250 / 128 = 48.828125 ticks between each edge



5/26





Not if BCK duty cycle requirement is «fair» so that we can tabulate uneven timing, and sum up 128 uneven edges to exactly 6250 ticks



Mark 1: using audio-ready board XMOS xCore Microphone array evaluation board On-board microphones On-board headset amplifier On-board PLL clock **XMOS** libraries Obsoleted, but used in my BEEP-BRRR mark 1 (one built)











Mark 1: using audio-ready board





Mark 2: using a general board

XMOS xCore-200 explorer evaluation board External microphone External headset amplifier

Try NOT to use any external PLL (there is no on-board PLL)

Using this in my **BEEP-BRRR** mark 2 (two built)



with gyroscope and accelerometer

10/26

Mark 2: using a general board

External microphone



- from TDK InvenSense (evaluation board)
- mono (+ ghost channel)
- values
- Obsoleted

EV_ICS-52000-FX AN-000001 single MEMS microphone

Clocked as TDM by 1024 kHz pulses it delivers 16 kHz

Fully processed as decimated signed 2's complement

Mark 2: using a general board

External headset amp (monitor)



- I2S and left-justified input data formats
- Integrated PLL for no external system master clock input
- Internal filters

 Pimoroni Pico Audio Pack (Line-Out and Headphone Amp) PIM544 Contains a Texas Instruments PCM5100 DAC ← signed 32 bits 2's complement @1024 kHz for 16 kHz stereo into the headset

Microphone

EVALUATION BOARD PHOTOGRAPHS



Figure 7. EV_INMP441-FX Top View

Document Number: AN-000001 Revision: 1.2





Page **3** of **5**





FUNCTIONAL BLOCK DIAGRAM



ICS-52000

Low-Noise Microphone with TDM Digital Output



SCK duty cycle



Document Number: DS-000121 Revision: 1.3

CONDITIONS)	MIN 0.⊉§ × V	MAX 52	UNITS %	NOTES	
0.7 ×	< V	3≯		V ns		
= 24.576 COMEDITIONS		174165 0	2 17!83 4	pf unitzs	NOTES	
		48 0	52	% ns		
erwise noted		37 10		ns ns		
		0.460 7.19	27.034 52.8	MHz kHz		
		MIN	MAX	UNITS	NOTES	
ng to valid SD data		48 10	52	ns		
ng to SD output tristated		37 7.19	18 52.8	A§ kHz		
ad ng to valid SD data		0.460	27.034 18	MAz ns		
ad ng to SD output tristated		0	18 18	As ns		
ad		10	18	ns ns		
ad►		7.19	52.8 18	kHz ns		
ng to valid SD data			18	ns		
ng to SD output tristated			18	ns		
	t _{wsov} ►		18	ns twsop		
ad »	[18	ns 🗖		
	twov					
		_∕┡		t _{wsod}		
t _{WSH} t _{SDD}	t _{wsov}					
Figure 1. Serial Data Port Timing		_/				
Page 5 of 20						



15/26

(Microphone)

The ICS-52000's WS clock input is positive-edge triggered only; the falling edge of the clock pulse can come anywhere before the start of the next frame.





https://invensense.tdk.com/products/ics-52000/

InvenSense

ICS-52000

Low-Noise Microphone with TDM Digital Output

Figure 10. Single TDM Slot Timing Diagram

"2023 07 08 ICS-52000 FULL DATASHEET detail.pdf" Øyvind Teig (8.7.23) Red and blue stuff added by me



Headset



www.ti.com

Timing Requirements 8.6

phase jitter and noise.

			MIN	ТҮР	MAX	UNIT
t _{SCY}	System clock pulse cycle time		20		1000	ns
t _{SCKH} System clock pulse width, High	System ala ak pula a width I ligh	DVDD = 1.8 V	8			
	DVDD = 3.3 V	9			ns	
t _{SCKL} System clock pulse width, Low	Overtere ele els pulses width I eus	DVDD = 1.8 V	8			
	DVDD = 3.3 V	9			115	



PCM5100A, PCM5101A, PCM5102A PCM5100A-Q1, PCM5101A-Q1, PCM5102A-Q1

SLAS859C - MAY 2012 - REVISED MAY 2015

Figure 1 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low

Figure 1. Timing Requirements for SCK Input



	XC is C syntax + X	
<pre>#define CLK MAX 32 MONOTENOUS HIGH TICKS \</pre>	1 tick = 10 ns	<pre>#define CLK MAX 32 MONOTENOUS LOW TICKS \</pre>
{/* COL1 COL2 */\		{/* COL3 COL4 */\
TIME_50_TICKS, \		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS - TIME_01_TICK, \setminus (5)	0 * 21) +	<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS, \backslash	(18 + 32)	TIME_47_TICKS + TIME_01_TICK, \
TIME_50_TICKS,	$3 \rightarrow 11$ $ (40 \rightarrow 32)$	<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS - TIME_01_TICK, \ 15	39 TICKS 1536 TICKS	<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS,		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS,	1500 1 1526 -	<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS - TIME_01_TICK, \	1369 + 1350 =	<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
IIME_50_IICKS,	3125 ticks	$IIME_4/_IICKS + IIME_01_IICK, \land$
IIME_50_IICKS,		$\frac{11ME_4}{11CKS} + \frac{11ME_01}{11CK}$
$\frac{11ME_50_11CKS - 11ME_01_11CK}{TTME_E0_TTCKC}$		$\frac{11ME_4}{11CKS} + \frac{11ME_0}{11CK}$
$IIME_50_IICKS, \qquad \$	3125 * 2 =	$\frac{11ME_47_1ICKS + 11ME_0I_1ICK}{TTME_47_TTCKS + TTME_01_TTCK}$
$ IIME_{OU} ILCNO,$ $TTME_{OO}TTCKO,$ $TTME_{OO}TTCKO,$	$6250 \pm icks + 10 nc -$	$\frac{11ME_4}{TTME_4} = \frac{11CK}{TTME_4} + \frac{11ME_0}{TTME_4} = \frac{11CK}{TTME_4}$
$TIME_{50} TICKS - IIME_{01} IICK, $	0250 LICKS \neq 10 HS -	$\frac{11ME_4}{TTME_4} = \frac{11CK}{TTME_4} = \frac{11CK}{$
TIME = 50 TICKS,	62.5 μs =	TIME 47 TICKS + TIME 01 TICK, TIME 17 TICKS + TIME 01 TICK \
TIME 50 TICKS, TIME 01 TICK \langle	stereo @ 16 kHz	TIME 47 TICKS + TIME 01 TICK, TIME 47 TICKS + TIME 01 TICK \
TIME 50 TICKS		TIME 47 TICKS + TIME 01 TICK, \langle
TIME 50 TICKS.		TIME 47 TICKS + TIME 01 TICK.
TIME 50 TICKS - TIME 01 TICK, \		TIME 47 TICKS + TIME 01 TICK, \
TIME_50_TICKS,		TIME_47_TICKS + TIME_01_TICK, \
TIME_50_TICKS,		TIME_47_TICKS + TIME_01_TICK, \
TIME_50_TICKS - TIME_01_TICK, \		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS, \		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS,		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS - TIME_01_TICK, \		<pre>TIME_47_TICKS + TIME_01_TICK, \</pre>
TIME_50_TICKS,		<pre>TIME_47_TICKS + TIME_01_TICK, \ TIME_47_TICKS + TIME_01_TICK, \</pre>
IIME_50_IICKS,		$\frac{11ME_4}{11CKS} + \frac{11ME_01}{11CK}$
TIME_50_TICKS - TIME_01_TICK, \		$\frac{11ME_47_1ICKS + 11ME_01_1ICK, }{TTME_47_TICKS + TTME_01_TICK, }$
TIME = 50 TICKS,	INIS WORKS TOR DOTH	$TIME_47_TICKS + TIME_01_TICK, $
TIME 50 TICKS - TIME 01 TICK	mic ICS-52000 and	$TIME_47_TICKS + TIME_01_TICK, \\TIME_17_TICKS + TIME_01_TICK, \\$
	headset PCM5100	







Microphone



XC code compiled with XMOS xTIMEcomposer 14.4.1 (Dec2019). Now C + lib_xcore new choice for new products

```
ch ama) // 16 kHz come! data! = bidirectional
                  timeout_next_edge_ticks_128arr [NUM_EDGES_STERE0_128];
                  ibits_stereo_decs_128arr
                                                 [NUM_EDGES_STERE0_128];
                                                 [NUM_EDGES_STERE0_128];
                                                 [NUM EDGES STERE0 128];
                                                 [NUM_EDGES_STERE0_128];
timeout_next_edge_ticks_128arr); // 128: SCK_ticks_t audio, 6250 ticks (62.5 us)
                            // 128: [PORT_HIGH, PORT_HIGH, then 126 PORT_LOW]
audio_sampling_state_128arr); // 128: audio_sampling_state_e as pairs of 64
```

```
while (true) {
    [[ordered]]
    select {
        case ch_ama :> knock_come_frame_number_expected : {
            audio_send_actions = asa_got_come_send;
        } break;
        case tmr_SCK when timerafter (tmr_SCK_timeout_ticks) :> void: {
            const audio_sampling_state_e audio_sampling_state = audio_sampling_state_128arr [iedge_incs];
            // Do all port outputs immediately to get the least SCK duty cycle variations:
            po_WS_mic <: po_WS_val;</pre>
                                       // BIT0
            po_SCK_mic <: po_SCK_bit0_val; // BIT0</pre>
            if (audio_sampling_state == ass_in_bit) {
                pi_SD_mic :> SD_in_bit0;
            } else {}
            switch (audio_send_actions) { // HANDLE SEND STATE MACHINE
                // State and table driven code
            }
            switch (audio_sampling_state) { // HANDLE ICS-52000 STATES
               // State and table driven code
            }
            po_SCK_bit0_val = iedge_incs;
            iedge_incs = (iedge_incs + 1) % NUM_EDGES_STERE0_128;
            po_WS_val = port_WS_128arr[iedge_incs]; // For next port output
            tmr_SCK_timeout_ticks += timeout_next_edge_ticks_128arr [iedge_incs];
        } break;
    } // select
  // while
```





«2023 09 26 v09373 FLASHED STEREO with two mics in, but only right used SDS00233.png»



Message sequence diagram (MSG)





Why this works

- 1. Tolerant mic input and headset output chips!
- 2. Pins (I/O) are treated directly in XC, talking with I/O HW units
- 3. No interrupt handlers of any sort, i.e. no priority or any nested such
- 4. XMOS xCore «logical core» tasks do not interfere with each other. 8 cores per tile. Two tiles
- 5. (HW scheduler and round robin cycles sharing. Broadly speaking 1/8 of cycles per core per tile)
- 6. The three tasks shown here run on tile[0] and a core[n] each
- 7. My 10 ns timer ticks resolution is only up to «this» task,...
- 8. *provided* communication is instant (here using chan and streaming chan)
- 9. For the mic this means the code will have to do the next edge within some 470 ns sharp
- 10.Using my «knock-come» deadlock free pattern then «disturbance» from communication is well within this



25/26

Thank you!



Øyvind Teig, Trondheim, Norway This presentation also published at https://www.teigfam.net/oyvind/home/technology/266-ieee-copa-2025-fringe/



